Hexagonal boron nitride (h-BN) encapsulation significantly improves carrier transport in graphene. This work investigates the benefit of implementing the encapsulation technique in graphene field-effect transistors (GFET) in terms of their intrinsic radio frequency (RF) performance, adding the effect of the series resistances at the terminals. For such a purpose, a drift-diffusion self-consistent simulator is prepared to get the GFET electrical The existing trade-off between power gain and stability and the role played by the gate resistance are also studied. High power gain and stability are feasible even if the device is operated far away from current saturation. Finally, the benefits of device unilateralization and the exploitation of the negative differential resistance region to get negative-resistance gain are discussed.
INTRODUCTION
Electron transport properties of graphene improve considerably when this two-dimensional material is encapsulated between two layers of hexagonal boron nitride (h-BN): carrier mobility and saturation velocity can reach experimental values of more than 5·10 4 [4] , [5] ). This improvement is caused by the low presence of dangling bonds in the h-BN/graphene interface, the similar chemical structure of graphene and h-BN surface, and the reduced rate of carrier scattering with surface polar phonons [1] , [3] . Such a good performance in carrier transport makes h-BN encapsulated graphene an ideal candidate for transistors with applications in power or current amplification of radio frequency (RF) analog signals [6] . The topic of RF performance of graphene field-effect transistors (GFET) has been extensively covered in [7] - [11] , including the study of negative differential resistance (NDR) and its effect on RF stability [12] , as well as the influence of contact resistance and gate resistance [13] , [14] .
This work explores the capability of h-BN encapsulated GFETs to deliver power and current gain when used as the active device in microwave/RF amplifiers. For this purpose, the RF figures of merit (FoM) of GFETs are assessed considering the intrinsic properties of the transistor together with the influence of the series resistances at the terminals, ignoring the effects produced by extrinsic capacitances. To compare with our theoretical predictions, experimental data needs a de-embedding procedure to extract the contribution of the parasitic capacitances. 
RF PERFORMANCE SIMULATIONS
We have considered a prototype h-BN encapsulated GFET, the scheme of which is depicted in Fig. 1 . The h-BN/graphene/h-BN stack is on top of a thick SiO2 layer, which is, in turn, on top of a highly doped Si wafer acting as the back gate. We have considered 30
nm thick h-BN top and bottom layers with relative permittivity of 3 [15] and a 285 nm SiO2 layer with relative permittivity of 3.9, which are typical values for h-BN encapsulated
GFETs [1] , [16] . Drain and source series resistances are assumed to have the state-of-theart values of 100 Ω µm [17] . Narrow width effects can be neglected since channel width has been considered sufficiently large.
Low field carrier mobility µLF and carrier saturation velocity vsat in h-BN encapsulated graphene were obtained by a self-consistent ensemble Monte Carlo (EMC) simulator at steady-state conditions that accounts for the scattering mechanisms in this particular encapsulated graphene structure [18] - [20] . The scattering mechanisms include graphene intrinsic phonons, remote surface polar phonons from h-BN encapsulating layers, carriercarrier collisions and scattering caused by defects and charged impurities. A complete description of the formalism used for each scattering mechanism and the parameters chosen can be found in the supplementary material of [20] . Moreover, the hot phonon effect is also included, which is particularly important at high field conditions in graphene [21] . The levels of impurities and defects have been adjusted so the carrier mobility as a function of the carrier concentration n fits the experimental values obtained for h-BN encapsulated graphene in [2] . The values presented here are obtained considering the average velocity for a large number of particles in the simulation and an additional time average once the stationary conditions are reached. The statistical uncertainty is noticeably small: when using five different seeds for the random number generation, the standard error is less than 0.7% in the worst case, which clearly indicates that the numerical error is minimum. A number of particles between 4·10 4 and 4·10 5 have been considered in the simulations, depending on the carrier concentration. This guarantees that the margin of error in the results for a 99% confidence level is less than 0.7%. The results for µLF and vsat have been plotted in Fig. 2(a) and (b), where it can be observed that both magnitudes tend to decrease with the carrier concentration, reaching an approximately constant minimum value for carrier concentrations above 10 13 cm -2 .
Throughout this work we assume that the grain boundaries in graphene are not affecting the carrier transport. This should be valid for monocrystalline graphene and polycrystalline Moreover, at larger carrier concentrations and low fields its rate for each single electron is lower due to the Pauli exclusion principle, that restricts carrier-carrier interactions to those particles close to the Fermi surface [23] . The MFP values obtained are in the same range than in other theoretical studies that take into account electron-electron scattering [24] . At low carrier concentrations, the low-field mobility is strongly influenced by the interactions with the h-BN layers and, to a lesser extent, with defects and impurities, while the saturation velocity is importantly affected by surface polar phonon interactions and intrinsic optical phonons. On the other hand, at high carrier concentrations, defects and surface polar phonons are critical for the low field mobility. The saturation velocity in this highconcentration regime is mostly influenced by intrinsic optical phonons, with a relevant role also of the interactions with the h-BN.
The DC characteristics of the previously described GFET have been simulated by a method that self-consistently solves both Poisson's equation and current-continuity equation [20] , [25] , introducing in the algorithm µLF and vsat data coming from the EMC simulator. This method naturally takes into account the influence of drain voltage Vds, which may introduce strong short-channel effects in scaled GFETs. It also includes an appropriate carrier saturation velocity model at high fields [25] . As for the GFET simulation, both µLF and vsat have been assumed to be equal for electrons and holes and constant for n below 5·10 11 cm -2 . Throughout this work, we have considered a positive Vds, but all the results for channels dominated by electrons or holes, including the cases of ambipolar conduction, can be easily extrapolated to the case of negative Vds by only exchanging the type of carrier.
To study the GFET RF performance, we have used the small-signal model determined by the impedance matrix Z, the inverse of the admittance matrix Y as described in [20] . For the calculation of the DC charge at each terminal, we have used a linear Ward-Dutton partition, guaranteeing charge conservation in the device [26] . The small-signal model contains information on the transconductance gm and the output conductance gd parameters, which are obtained from the resulting perturbation in the drain current that originates from small voltage variations around gate and drain biases, respectively. Additionally, the model includes the Cij transcapacitances, which result from the perturbation observed in the charge of the "i" terminal due to small variations in the voltage of the "j" terminal, where i and j refer to the drain/source/gate terminals. Together with the intrinsic small-signal model of the GFET, the only extrinsic elements that have been taken into account have been the series resistances at source, drain and gate terminals, ignoring the possible effects of parasitic capacitances. This way, current gain, power gain and stability were analyzed considering the GFET as a two-port network, where the top gate -source terminals are acting as the input port, and the drain -source terminals as the output port, with the source being the common terminal [27] .
Next, we have simulated the GFET power gain considering a simple amplifier configuration with a voltage source vS (with internal impedance ZS) connected to the GFET input port and a passive load ZL connected to the output, as shown in Fig. 4(a) . In this configuration we have calculated the maximum available gain (MAG) or the maximum stable gain (MSG) depending on whether the device is stable or potentially stable. The former case implies that the two-port network is stable for all combinations of passive ZS and ZL, but for the latter only some combinations of passive source an load impedances lead to stability [28] . This configuration is also used to determine the extrinsic cutoff frequency
fT,x, which corresponds to the frequency at which the extrapolation of low-frequency current gain becomes equal to one.
The examined GFET behaves as a bilateral device at high frequency (beyond 100 GHz)
since the impedance parameter z12, which is related to the transmission of signals from the output to the input, departs significantly from zero. Because of this, it is interesting to consider a linear lossless reciprocal embedding added to the two-port network as depicted in the schematic of Fig. 4(b) with the purpose of avoiding any reverse signal transmission.
The resulting impedance matrix Z' must then verify that its element z'12 is null. Maximum power gain calculated in this configuration is the so-called unilateral power gain U [27] .
We have determined the maximum oscillation frequency fmax as the value at which the extrapolation of U at low frequencies reaches one (0 dB) [28] . The frequencies fT,x and fmax are important FoMs in RF applications, especially fmax, since it is related to the maximum working frequency delivering power gain.
RF stability can be determined from the small-signal model through the K-Δ test [28] , which, given a frequency, classifies the device in the configuration shown in Fig. 4(a) 
RESULTS AND DISCUSSION
Firstly, we are interested in the bias dependent device stability map for the circuit configuration shown in Fig. 4(a) . The result has been plotted in Fig. 5(a is the flatband voltage [29] , [30] . We have labelled the device as conditionally stable if |K| < 1 for low and medium frequencies and K > 1 for high frequencies. On the other hand, the device is labelled as unstable when the stability parameter is K < -1 for any frequency range. Notice that even if the device is not operated in the frequency range where K < -1, high frequency noise could drive the amplifier to produce undesired oscillations. We have found that, for channel lengths below 1 µm, there exists a region inside the considered bias window where the device is unstable for high frequencies according to the K-Δ test. This instability region appears only at the right part of the Vgs-Vds map (Vgs > VD, the electron branch), inside the NDR region [12] , [30] , and it grows as the channel becomes shorter. For long-channel devices (L > 1 µm) this NDR region would also exist but it is located beyond the computational window. Although the instability region is located inside the NDR area, it is worth noting that, for the short channel transistor (100 nm), there exists a sub-region where the device is conditionally stable under NDR operation. We will comment on the exploitation of this region later on to get negative-resistance gain [31] , [32] .
To get further insight into the stability for the analyzed amplifier configuration, the K-Δ test of the bias points marked as A, B and C in Fig. 5 (e) have been represented in Fig. 6 . Point A is located inside the hole branch (Vgs < VD) while B and C belong to the electron branch (Vgs > VD), both inside the NDR region. Biasing the device at A or B drives it into conditional stability up to ~ 2 THz and absolute stability beyond that frequency, as shown in Fig. 6(a) . However, biasing the device at C produces a range of frequencies where the device is unstable (K < -1), so the GFET is unusable in the amplifier configuration analyzed in Fig. 4(a) . nm, a number that is superior to the ones gotten from RF transistors based on Si or InP [33] .
Next, we deal with the scaling of fmax with the channel length, plotted in Fig. 7(b) . The gate bias for fmax calculation has been set in the hole dominated I-V branch (Vgs < VD) in order to maximize its value at Vds = 0.1 V. The dashed line in the graph represents the Fig. 8 . Drain current Ids, intrinsic transconductance gm, output conductance gd, and power gain (MSG/MAG and U) at 100 GHz, for a prototype GFET with L = 1 μm (a-e) and 100 nm (f-j). Dotted lines indicate the set of points for gd = 0. White regions in the MSG/MAG diagrams correspond to the instability regions. In the U diagrams, white regions correspond to negative values of U. White solid lines indicate the set of bias points for which both U and MSG/MAG are equal to one. preferable to bias the GFET in the hole branch (Vgs < VD), keeping the unstable region far from the selected bias point. Although the power gain only reaches 1 dB for the 1 µm channel transistor, the 100 nm long transistor can achieve up to 10 dB in this branch.
Regarding the power gain in the unilateralized configuration, it can be observed in Fig.   8 (e) and (j) that the GFET presents a wide bias region where unilateral power gain (U > 1)
can be reached. When the device is biased at the hole branch, the unilateral power gain could be much higher than MSG/MAG for the non-unilateralized case, reaching values of 20 dB and 35 dB for the 1 µm and 100 nm transistors, respectively. This is an unexpected result because the device operates far away from current saturation. In the sub-region of the map where 0 < U < 1, no power gain amplification is expected. Interestingly, there is a subregion with U < 0 produced when the device is biased in the NDR area. In this sub-region of negative-resistance gain the resulting product Re(z'11)×Re(z'22) of the unilateral device is negative [27] , [36] . In such a case, the power amplifier needs to be carefully terminated to avoid instability, i.e., it is needed to enforce Re(ZL+Z'out) > 0 and Re(ZS+Z'in) > 0 in the scheme of Fig. 4(b) , where Z'in= z'11 and Z'out= z'22 [12] , [37] . In practice, a careful choice of ZL and ZS must be done keeping the unstable region far enough at the expense of a power gain degradation. On the other hand, another interesting option to exploit the U < 0 negative-resistance gain sub-region is to use the device in a single-port reflection amplifier configuration, which requires the use of a circulator. Since the real part of z'22 (or z'11) is negative, the device presents power gain in port 2 (or port 1). The NDR device can send back an amplified signal to the circulator, which would separate incident and reflected waves [31] , [38] .
Let us focus now on the role that RG plays in defining the stability and power gain. To illustrate this, we have plotted in Fig. 9 (a) the stability map corresponding to a 100 nm GFET with RG ranging from 10 kΩ µm down to 10 Ω µm. The dotted line defines the edge of the NDR region, while the solid lines define the stability region edge. As the value of RG decreases, the area of instability in the map is reduced. Further decrease of RG below 10 Ω µm does not reduce significantly the region of instability. The choice of the bias point is hence important to guarantee a proper amplifier design. Regarding the maximum operating frequency with power gain, Fig. 9(b) illustrates the behavior of fmax as a function of RG for different biases, which are marked in Fig. 9(a) . In the graph, the dotted curves indicate that the device becomes unstable in these conditions. As RG grows, fmax falls to zero in all cases.
The GFET remains conditionally stable if it is biased in the hole branch (point A, gd > 0)
while it turns from conditionally stable into unstable if biased in the electron branch (point B, gd < 0). In the latter case, as the RG increases, input and output ports get progressively decoupled and the value of the output impedance Zout approaches Z22. The real part of Z22 is negative due to the NDR, so Re(Zout) < 0 may cause oscillations at the output. If a lower Vds is chosen, the limit of stability appears for a larger RG. All of this leads to the conclusion that it is quite significant to have a low RG in order to both minimize the unstable region and maximize fmax for a particular bias point.
CONCLUSIONS
In this work, we have first simulated the carrier mobility and saturation velocity in h-BN encapsulated graphene via an accurate EMC simulator that takes into account the complex interplay among the scattering mechanisms impacting on the carrier transport and correctly reproduces experimental mobility measurements. The results are fed into a self-consistent drift-diffusion simulator, whose output are the DC characteristics of the h-BN encapsulated GFET. Then, the transistor RF FoMs together with the stability map have been obtained by using an appropriate intrinsic small-signal model of the GFET, which includes the nonreciprocal capacitances of the GFET, along with the series resistances at source, drain and gate. Parasitic capacitances have not been considered. We have found that channel length scaling is beneficial in terms of RF performance although there exists a trade-off between power gain and device stability. Specifically, we have found that fT,x could be scaled up to the physical limit imposed by the inverse of the transit time, and can reach several THz. It can also be expected that fmax will reach the THz range for channel lengths below 100 nm, being h-BN encapsulated GFETs potentially superior to InP and Si RF transistors. We have found that the device instability is related to the NDR operation. However, biasing the device at the hole branch, even far from current saturation, both high power gain and stability are feasible. We have also discussed the benefits of device unilateralization to get power gain and negative-resistance gain. Finally, we have quantified the relevance of RG reduction in getting both maximum RF performance and device stability.
